## **Amendments to the Claims**

This listing of claims will replace all prior versions, and listings of claims in the application:

## **Listing of Claims:**

Claim 1 (Canceled)

Claim 2 (Previously Presented): The method according to claim 30, wherein the material to be silicided comprises cobalt.

Claim 3 (Previously Presented): The method according to claim 30, wherein the material to be silicided comprises titanium.

Claim 4 (Previously Presented): The method according to claim 30, wherein the supplemental silicon layer is poly-silicon formed by a chemical vapor deposition technique.

Claim 5 (Previously Presented): The method according to claim 30, wherein the supplemental silicon layer is amorphous silicon formed by a sputtering technique.

Claim 6 (Previously Presented): The method according to claim 30, further comprising:

selectively removing non-reacted silicon from the second-reacted silicide region after the second rapid thermal annealing.

Claims 7-23 (Canceled)

Claim 24 (Previously Presented): A method for fabricating a semiconductor device, comprising:

providing a semiconductor substrate which has a silicon region located on an insulating layer formed in the semiconductor substrate;

forming a metal layer on the silicon region of the semiconductor substrate;

performing a first rapid thermal annealing on the semiconductor substrate to

form first-reacted silicide regions;

forming a supplemental silicon layer on the first-reacted silicide regions; doping an impurity into the supplemental silicon layer; and

performing a second rapid thermal annealing to convert the first-reacted silicide regions into second-reacted silicide regions, by reaction of the supplemental silicon layer with the first-reacted silicide regions,

the semiconductor device including a p-channel MOS transistor having p-type source and drain diffusion layers, and including an n-channel MOS transistor having n-type source and drain diffusion layers,

said doping comprising doping the impurity into the supplemental silicon layer so

that only the supplemental silicon layer formed over the p-channel MOS transistor is doped, or so that only the supplemental silicon layer formed over the n-channel MOS transistor is doped, and

a thickness of the silicon region is in a range of 50-100 nm.

Claim 25 (Previously Presented): The method according to claim 24, wherein the metal layer comprises cobalt.

Claim 26 (Previously Presented): The method according to claim 24, wherein the metal layer comprises titanium.

Claim 27 (Previously Presented): The method according to claim 24, wherein the supplemental silicon layer is poly-silicon formed by a chemical vapor deposition technique.

Claim 28 (Previously Presented): The method according to claim 24, wherein the supplemental silicon layer is amorphous silicon formed by a sputtering technique.

Claim 29 (Previously Presented): The method according to claim 24, further comprising: selectively removing non-reacted silicon from the second-reacted silicide regions after the second rapid thermal annealing.

Claim 30 (Previously Presented): A method for fabricating a semiconductor device comprising:

providing a silicon substrate;

providing a buried oxide layer on the silicon substrate;

providing a field oxide layer and a silicon on insulator layer on the buried oxide layer;

providing a gate oxide layer on the silicon on insulator layer;

providing a poly-silicon gate layer on the gate oxide layer;

providing a gate side wall layer on the silicon on insulator layer to surround the poly-silicon gate layer and the gate oxide layer;

providing a material to be silicided on a surface of the semiconductor device including the poly-silicon gate layer, the gate side wall layer, the silicon on insulator layer and the field oxide layer;

performing a first rapid thermal annealing process to form first-reacted silicide regions in the poly-silicon gate layer and in source/drain active areas of the silicon on insulator layer;

removing non-reacted material from the first-reacted silicide regions;

providing a supplemental silicon layer over the surface of the semiconductor device after the non-reacted material is removed;

doping the supplemental silicon layer; and

performing a second rapid thermal annealing process to convert the first-reacted silicide regions into second-reacted silicide regions, by reaction of the supplemental silicon layer with the first-reacted silicide regions,

the supplemental silicon layer preventing the poly-silicon gate layer and the silicon on insulator layer from being completely silicided,

the semiconductor device including a p-channel MOS transistor having p-type source and drain regions, and including an n-channel MOS transistor having n-type source and drain regions,

said doping comprising doping an impurity into the supplemental silicon layer so that only the supplemental silicon layer provided over the p-channel MOS transistor is doped, or so that only the supplemental silicon layer provided over the n-channel MOS transistor is doped, and

a thickness of the silicon on insulator layer is in a range of 50-100 nm.

Claim 31 (Previously Presented): The method according to claim 24, wherein said doping comprises doping a p-type impurity into the supplemental silicon layer so that only the supplemental silicon layer over the p-channel MOS transistor is doped p-type.

Claim 32 (Previously Presented): The method according to claim 24, wherein said doping comprises doping an n-type impurity into the supplemental silicon layer so that only the supplemental silicon layer over the n-channel MOS transistor is doped n-type.

Claim 33 (Previously Presented): The method according to claim 30, wherein said doping comprises doping a p-type impurity into the supplemental silicon layer so that only the supplemental silicon layer over the p-channel MOS transistor is doped p-type.

Claim 34 (Previously Presented): The method according to claim 30, wherein said doping comprises doping an n-type impurity into the supplemental silicon layer so that only the supplemental silicon layer over the n-channel MOS transistor is doped n-type.

Claim 35 (Canceled)

Claim 36 (Currently Amended): The method according to claim 24, wherein the thickness of the silicon region is in a range of 50-70 nm less than 70 nm.

Claim 37 (Canceled)

Claim 38 (Currently Amended): The method according to claim 30, wherein the thickness of the silicon on insulator layer is <u>in a range of 50-70 nm</u> less than 70 nm.